Scaling of silicon (Si) transistors is predicted to fail below 5-nanometer (nm) gate lengths because of severe short channel effects. As an alternative to Si, certain layered semiconductors are attractive for their atomically uniform thickness down to a monolayer, lower dielectric constants, larger band gaps, and heavier carrier effective mass. Here, we demonstrate molybdenum disulfide (MoS 2 ) transistors with a 1-nm physical gate length using a single-walled carbon nanotube as the gate electrode. These ultrashort devices exhibit excellent switching characteristics with near ideal subthreshold swing of~65 millivolts per decade and an On/Off current ratio of 10 6 . Simulations show an effective channel length of~3.9 nm in the Off state and 1 nm in the On state.
A s Si transistors rapidly approach their projected scaling limit of~5-nm gate lengths, exploration of new channel materials and device architectures is of utmost interest (1-3). This scaling limit arises from short channel effects (4) . Direct source-to-drain tunneling and the loss of gate electrostatic control on the channel severely degrade the Off state leakage currents, thus limiting the scaling of Si transistors (5, 6) . Certain semiconductor properties dictate the magnitude of these effects for a given gate length. Heavier carrier effective mass, larger band gap, and lower in-plane dielectric constant yield lower direct source-to-drain tunneling currents (7). Uniform and atomically thin semiconductors with low in-plane dielectric constants are desirable for enhanced electrostatic control of the gate. Thus, investigation and introduction of semiconductors that have more ideal properties than Si could lead to further scaling of transistor dimensions with lower Off state dissipation power.
Transition metal dichalcogenides (TMDs) are layered two-dimensional (2D) semiconductors that have been widely explored as a potential channel material replacement for Si (8) (9) (10) (11) , and each material exhibits different band structures and properties (12) (13) (14) (15) (16) . The layered nature of TMDs allows uniform thickness control with atomic-level precision down to the monolayer limit. This thickness scaling feature of TMDs is highly desirable for well-controlled electrostatics in ultrashort transistors (3) . For example, monolayer and few-layer MoS 2 have been shown theoretically to be superior to Si at the sub-5-nm scaling limit (17, 18) .
The scaling characteristics of MoS 2 and Si transistors as a function of channel thickness and gate length are summarized in Fig. 1 (20) ]. Finally, few-layer MoS 2 exhibits a lower in-plane dielectric constant (~4) compared with bulk Si (~11.7), Ge (~16.2), and GaAs (~12.9), resulting in a shorter electrostatic characteristic length (l) as depicted in fig. S2 (21) .
The above qualities collectively make MoS 2 a strong candidate for the channel material of future transistors at the sub-5-nm scaling limit. However, to date, TMD transistors at such small gate lengths have not been experimentally explored. Here, we demonstrate 1D gated, 2D semiconductor field-effect transistors (1D2D-FETs) with a single-walled carbon nanotube (SWCNT) gate, a MoS 2 channel, and physical gate lengths of~1 nm. The 1D2D-FETs exhibit near ideal switching characteristics, including a subthreshold swing (SS) of 65 mV per decade at room temperature and high On/Off current ratios. The SWCNT diameter d1 nm for the gate electrode (22) minimized parasitic gate to source-drain capacitance, which is characteristic of lithographically patterned tall gate structures. The~1-nm gate length of the SWCNT also allowed for the experimental exploration of the device physics and properties of MoS 2 transistors as a function of semiconductor thickness (i.e., number of layers) at the ultimate gate-length scaling limit.
The experimental device structure of the 1D2D-FET ( Fig. 2A) were transferred onto a n + Si/SiO 2 substrate (50-nm-thick SiO 2 ) (23), located with a scanning electron microscope (SEM), and contacted with palladium via lithography and metallization. These steps were followed by atomic layer deposition (ALD) of ZrO 2 and pick-and-place dry transfer of MoS 2 onto the SWCNT covered by ZrO 2 (14) . Nickel source and drain contacts were made to MoS 2 to complete the device. The detailed process flow and discussion about device fabrication is provided in fig. S3 . Figure 2B shows the optical image of a representative 1D2D-FET capturing the MoS 2 flake, the source and drain contacts to MoS 2 , and the gate contacts to the SWCNT. The SWCNT and the MoS 2 flake can be identified in the false-colored SEM image of a representative sample (Fig. 2C) . The 1D2D-FET consists of four electrical terminals; source (S), drain (D), SWCNT gate (G), and the n + Si substrate back gate (B). The SWCNT gate underlaps the S/D contacts. These underlapped regions were electrostatically doped by the Si back gate during the electrical measurements, thereby serving as n + extension contact regions. The device effectively operated like a junctionless transistor (24) , where the SWCNT gate locally depleted the n + MoS 2 channel after applying a negative voltage, thus turning Off the device.
A cross-sectional transmission electron microscope (TEM) image of a representative 1D2D-FET (Fig. 2D) shows the SWCNT gate, ZrO 2 gate dielectric (thickness T OX~5 .8 nm), and the bilayer MoS 2 channel. The topography of ZrO 2 surrounding the SWCNT and the MoS 2 flake on top of the gate oxide was flat, as seen in the TEM image. This geometry is consistent with ALD nucleation initiating on the SiO 2 substrate surrounding the SWCNT and eventually covering it completely as the thickness of deposited ZrO 2 exceeds the SWCNT diameter d (25) . The spatial distribution of carbon, zirconium, and sulfur was observed in the electron energy-loss spectroscopy (EELS) map of the device region (Fig. 2E) , thus confirming the location of the SWCNT, ZrO 2 , and MoS 2 in the device ( fig. S4) (20) .
The electrical characteristics for a 1D2D-FET with a bilayer MoS 2 channel (Fig. 3) show that the MoS 2 extension regions (the underlapped regions between the SWCNT gate and S/D contacts) could be heavily inverted (i.e., (Fig. 3A) demonstrate the ability of the~1-nm SWCNT gate to deplete the MoS 2 channel and turn Off the device. The 1D2D-FET exhibited excellent subthreshold characteristics with a near ideal SS of~65 mV per decade at room temperature and On/Off current ratio of~10 6 . The drain-induced barrier lowering (DIBL) was 290 mV/V. Leakage currents through the SWCNT gate (I G ) and the n + Si back gate (I B ) are at the measurement noise level (Fig. 3A) which is typical for transferred MoS 2 flakes (26) because of the absence of surface dangling bonds (20) . Figure 3B shows the I D -V DS characteristics at different V GS values and fixed V BS = 5 V. The I D -V GS characteristics depended strongly on the value of V BS , which affects the extension region resistance. The inversion of the extension regions increased with increasing V BS , thus reducing the series resistance and contact resistance and led to an increase in the On current and an improvement in the SS. At more positive values of V BS , V GS had to be more negative in order to deplete the MoS 2 channel, which in turn made the threshold voltage (V T ) more negative. Above V BS = 1 V, the SS and I On did not improve any further, and the extension regions were strongly inverted (Fig. 3C) . Thus, the 1D2D-FET operated as a short-channel device.
We performed detailed simulations using Sentaurus TCAD to understand the electrostatics of the 1D2D-FET. The Off and On state conditions correspond to (V GS -V T ) of -0.3 V and 1.5 V, respectively (which give an On/Off current ratio of 10 6 ). The electric field contour plot (Fig. 3D ) in the Off state has a region of low electric field in the MoS 2 channel near the SWCNT, indicating that it is depleted. The reduced electron density in the MoS 2 channel (Fig. 3E) , and the presence of an energy barrier to electrons in the conduction band ( fig. S6A ) are also consistent with the Off state of the device. The extension regions are still under inversion because of the positive backgate voltage. The electron density of the MoS 2 channel in the depletion region can be used to define the effective channel length (L EFF ) of the 1D2D-FET, which is the region of channel controlled by the SWCNT gate (27) (28) (29) . The channel is considered to be depleted if the electron density falls below a defined threshold (n threshold ). The Off state L EFF , defined as the region of MoS 2 with electron density n < n threshold (n threshold = 1.3 × 10 5 cm
), for this simulated 1D2D-FET is L EFF3 .9 nm (Fig. 3E) . L EFF is dependent on V GS and the value of n threshold ( fig. S7) .
As the device is turned Off, the fringing electric fields from the SWCNT (Fig. 3D ) deplete farther regions of the MoS 2 channel and thus increase L EFF . The short height of the naturally defined SWCNT gate prevents large fringing fields from controlling the channel and hence achieves a smaller L EFF compared with lithographically patterned gates (fig. S8 ). The electric field and electron density contours for the device in the On state confirm the strong inversion of the channel region near the SWCNT (Fig. 3, F and G) with L EFF~LG = 1 nm. The energy bands in this case are flat in the entire channel region ( fig. S6B) , with the On state current being limited by the resistance of the extension regions and mainly the contacts. Doped S/D contacts along with shorter extension regions will result in increased On current.
The effect of T OX scaling on short-channel effects like DIBL was also studied using simulations ( fig. S9 ). The electrostatics of the device improves, and the influence of the drain on the channel reduces, as T OX is scaled down to values commensurate with L G . This effect is seen by the strong dependence of DIBL on T OX , thus demonstrating the need for T OX scaling and high-k (dielectric constant) 2D dielectrics to further enhance the device performance. The effect of MoS 2 thickness on the device characteristics was systematically explored. At the scaling limit of the gate length, the semiconductor channel thickness must also be scaled down aggressively, as described earlier. The electrostatic control of the SWCNT gate on the MoS 2 channel decreased with increasing distance from the ZrO 2 -MoS 2 interface. Thus, as the MoS 2 flake thickness was increased, the channel could not be completely depleted by applying a negative V GS . Because of this effect, the SS for a 12-nm-thick MoS 2 device (~170 mV per decade) was much larger than that of bilayer MoS 2 (~65 mV per decade), and as the thickness of MoS 2 was increased to~31 nm, the device could no longer be turned off (Fig. 4A) . The experimental SS as a function of MoS 2 thickness was qualitatively consistent with the TCAD simulations ( Fig. 4B and S10) , showing an increasing trend with increasing channel thickness. The unwanted variations in device performance caused by channel thickness fluctuations (Fig. 4B  and fig. S10 ), and the need for low Off state current at short channel lengths (Figs. 1 and 3) , thus justify the need for layered semiconductors like TMDs at the scaling limit.
TMDs offer the ultimate scaling of thickness with atomic-level control, and the 1D2D-FET structure enables the study of their physics and electrostatics at short channel lengths by using the natural dimensions of a SWCNT, removing the need for any lithography or patterning processes that are challenging at these scale lengths. However, large-scale processing and manufacturing of TMD devices down to such small gate lengths are existing challenges requiring future innovations. For instance, research on developing process-stable, low-resistance ohmic contacts to TMDs, and scaling of the gate dielectric by using high-k 2D insulators is essential to further enhance device performance. Wafer-scale growth of high-quality films (30) is another challenge toward achieving very-large-scale integration of TMDs in integrated circuits. Finally, fabrication of electrodes at such small scale lengths over large areas requires considerable advances in lithographic techniques. Nevertheless, the work here provides new insight into the ultimate scaling of gate lengths for a FET by surpassing the 5-nm limit (3-7) often associated with Si technology.
